We are thinking about how to make the output resolution / frequency more flexible, however yet to make any firm decisions. The first step is to reduce the size of the core, as we are getting a bit close to filling the FPGA already, then we can see what we have space for.
↧